Abstract-Visions of future power systems contain high penetrations of inverters which are used to convert power from dc (direct current) to ac (alternating current) or vice versa. The behavior of these devices is dependent upon the choice and implementation of the control algorithms. In particular, there is a tradeoff between dc bus ripple and ac power quality. This study examines the tradeoffs. Four control modes are examined. Mathematical derivations are used to predict the key implications of each control mode. Then, an inverter is studied both in simulation and in hardware at the 10 kVA scale, in different microgrid environments of grid impedance and power quality. It is found that voltage-drive mode provides the best ac power quality, but at the expense of high dc bus ripple. Sinusoidal current generation and dual-sequence controllers provide relatively low dc bus ripple and relatively small effects on power quality. High-bandwidth dc bus ripple minimization mode works well in environments of low grid impedance, but is highly unsuitable within higher impedance microgrid environments and/or at low switching frequencies. The findings also suggest that the certification procedures given by G5/4, P29 and IEEE 1547 are potentially not adequate to cover all applications and scenarios.
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NOMENCLATURE-ALL VALUES PU (PER-UNIT) UNLESS STATED
C dc dc bus capacitance (in Farads).
E abc
Drive voltages synthesized by the inverter bridge. E p dq
Positive-sequence drive voltages in the synchronous reference frame (SRF). E n dq
Negative-sequence drive voltages in the SRF. E rP kP k Peak-to-peak energy ripple to/from the dc bus (per unit, relative to S rated for 1 second). 
Reactive power target (export to ac grid). R G
Per-unit grid impedance (resistive).
R L
Per-unit inductor resistance.
S rated
The rating of the inverter (in voltampere).
T
The time (in seconds) for each controller frame, i.e., the reciprocal of the switching frequency.
V abc
Voltages at the point of common coupling (PCC). 
V dc
The nominal dc bus voltage (in volts).
X G
Per-unit grid impedance (inductive).
X L
Per-unit inductor reactance. V dcP kP k Peak-to-Peak dc bus ripple voltage (in volts). ω 2π times f (frequency) in radians per second. θ Angle of V dq measured at the PLL (radians). Ψ Calibration angle (radians) to add, to account for controller lag.
I. INTRODUCTION
V ISIONS of future power systems contain high penetrations of power electronic inverters that are used to convert power from dc to ac or vice-versa. Simple examples are generator interfaces where the power flow is unidirectional, such as required 0885 -8993/$26.00 © 2011 IEEE to connect a dc fuel cell to an ac power distribution network. More complex bi-directional examples are required to connect dc electrical storage devices to the ac distribution network, as in the case of a battery, reversible fuel cell, or vehicle-to-grid storage systems. More complex bidirectional inverter systems are required to connect devices such as rotating flywheel storage devices, where the dc link is an intermediate stage between a variable-speed drive/generator and the ac power system. Some specialized inverter applications are designed to provide optimum power quality to local sensitive loads within microgrid environments [1] .
As such inverters become more commonplace, their combined effect on the ac power network becomes more significant. Thus, their aggregated impact on ac voltage power quality becomes a more significant concern than it has been in the past [2] . At the same time, there is a desire to keep the dc power flow ripple to a minimum. This desire comes from the manufacturers of both the inverters and the devices supplying or receiving the dc power. This is to minimize the size (and expense) of dc bus capacitance and switch ratings to minimize torque ripples in rotating machines, and/or to minimize ripple voltages/currents to/from batteries or fuel cells.
For traditional synchronous generators, the response of the machine to voltage unbalance or harmonics is well understood [3] , behaving like a "voltage behind a transient reactance." As such, these machines present a passive mitigation of voltage unbalance and harmonics at a PCC (Point of Common Coupling), by sinking or sourcing currents that tend to return the PCC voltages to a balanced sinusoidal condition. The degree of ac voltage power quality improvement is determined by the generator rating and its per-unit value of the transient reactance, and the grid impedance (fault level) at the PCC. The improvement of ac voltage power quality is generally at the expense of torque ripples presented to the generator.
For inverter-connected equipment, the response of the device to ac voltage power quality deviations at the PCC is dependent on the control software and design of hardware [4] , [5] . These can vary on a case-by-case basis and there is no generic inverterconnected model, that can be used for system studies [6] . The response is determined by the designer who may deliberately or accidentally equip the inverter with desirable or undesirable behaviors.
Many previous works have presented control strategies that aim for either high power quality of ac current waveforms or minimization of dc bus power-flow ripple, in isolation. In contrast, this paper, for the first time, considers both dc bus powerflow ripple and ac power quality together, and the tradeoffs between them, provided by different high-level control strategies. The interactions between the inverter and the power network, via the PCC, is key to this study. The nature of this interaction is governed by the control algorithm, grid impedance, switching frequency, harmonic filter, and choice of active and reactive power targets. In this study, the focus is on unbalance and the lowerorder harmonics. The topology of the inverter and the switching harmonics [7] are assumed to be suitable to meet the requirements for limiting the levels of injected switching harmonics.
A fundamental point is that within the inverter, the switching bridge(s) contain(s) no significant energy storage mechanism. Thus, instantaneous three-phase ac power flow is, for practical purposes, equal to the dc bus power flow. Therefore, dc bus power-flow ripple and ac power quality are inherently linked which leads to compromises between the potentially conflicting desires of low dc bus power-flow ripple with the maintenance of good ac power quality.
In this paper, improved ac power quality is defined by a reduction in the levels of voltage unbalance and harmonics at the PCC, and vice versa. This view is taken since customers connected to the PCC will be directly exposed to these voltages. This means that it is possible to achieve an improved ac power quality at the PCC, by sinking or sourcing non-sinusoidal and/or unbalanced inverter currents from a distributed-resource (DR) inverter, if these act to reduce the ac voltage unbalance and/or harmonic levels.
While the above rationale makes common sense, there are regional variations between the applicable standards for DR and inconsistencies in their approaches. For example, in the USA, IEEE 1547 [8] , [9] provides a relatively inflexible specification for limits of harmonic current injection that does not allow large DR harmonic currents even if they actually improve ac power quality. IEEE 1547 also makes no mention of unbalanced voltages or currents. In the UK, Engineering Recommendation G5/4-1 [10] provides a similar "1st stage" analysis for harmonics, but also allows a 2nd and 3rd stage analysis that allow potentially higher levels of harmonic current, so long as the final ac voltage power quality is acceptable, accounting for the actual DR installation scenario, including existing customers and grid impedances. Also in the UK, Engineering Recommendation P29 [11] places limits on the final resulting unbalance, similarly to the 2nd and 3rd stage G5/4-1 process.
Both sets of standards allow certification to be achieved within test-facility power systems where voltage unbalance and harmonic voltage contamination is low or zero. Indeed, the IEEE 1547 test procedure [12] specifically requires DR testing with voltage THD less than 2.5% and with voltage unbalance less than 3%. It is generally favorable for a DR manufacturer to have the DR tested at conditions as close to zero unbalance and zero THD as possible. The measured values of unbalanced and harmonic currents can then be used to gain IEEE 1547 or G5/4 acceptance relatively easily. However, such a test procedure does not guarantee to expose the DR to conditions that it may experience in its final application.
In such real-world conditions with degraded power quality, the DR may respond in quite different ways, dependent upon the control algorithms used within the DR inverter. This means that the DR may lead to different effect on power quality at the PCC than the initial IEEE 1547 or G5/4 assessment predicts. The aim of this paper is to highlight mechanisms by which these effects can occur. This is achieved by presenting and comparing four quite different inverter control strategies in Sections III through VI, from the perspectives of both ac power quality and dc bus power-flow ripple. All of the control modes presented in this study require conversion of the measured three-phase voltages and currents into the synchronous reference frame dq components via the Park transformation. In this paper, the transformation used is the same as that used by MATLAB SimPowerSystems [13] :
(1) All voltage and current measurements are expressed in per-unit, with values of 1 as nominal. The negative-sequence dual of (1) is:
(2) While the controllers implemented during this study use the synchronous reference frame, similar performance can be obtained by the use of a stationary reference frame approach. In this case, resonant controllers [14] , [15] are then required.
B. Trajectories of V p dq Due to Unbalanced and Harmonics
At the heart of any inverter is a phased-locked-loop (PLL). For a three-phase inverter, this can be a single positive-sequence PLL that locks such that V p1 q , the filtered value of V p q , is held at 0 value. This can be achieved using exact-time averaging over 1 cycle, as described in [16] , [17] , or by a different filtering technique such as [18] . The filtering allows the PLL to output estimates of system frequency f and phase θ that are immune to ripple due to unbalance and harmonics. However, in real time the instantaneous measurement of V p dq will vary from the nominal value of (1 + 0j) due to the voltage unbalance and harmonics [19] . This effect was quantified in [18] , although this work did not examine the effect of unbalanced harmonics (i.e., when the voltage waveform shapes are not the same on all three phases). Following the analysis methodology of [18] , the effect on V p dq of both balanced and unbalanced effects, at any harmonic and at any phase, can be deduced, leading to the results of Table I .
In Table I , it can be seen that the disturbances lead to circular V p dq deviations that can be generalized to the form αe j (N w t+φ) , defined by α (amplitude), N (harmonic frequency of rotation) and φ (phase offset). These variables will be used in section IV to form general expressions for current and power flows.
III. SCHEMES FOR INVERTER CONTROL, OPTIONALLY WITH POWER-FLOW RIPPLE MINIMIZATION

A. High-Bandwidth Power-Flow Ripple Minimization Using a Single Controller
This control mode allows power-flow ripple minimization under conditions of unbalance, harmonic content and non-zero Q * . It requires high-bandwidth controllers, i.e., controllers whose bandwidth is at least 3 times the fundamental frequency [20] . The desired currents are derived in the positive sequence only by (3) [14] (see Fig. 1 ), using unfiltered synchronous reference frame measurements of V p dq , leading to I p * dq trajectories with significant harmonic content:
The choice of P * and Q * in (3) and Fig. 1 is made via conventional droop controllers, or modified droop controllers to account for renewable power sources or dc bus voltage requirements [21] , [22] . Equation (3) dq trajectory which also has a second harmonic component. Thus, although only a positive-sequence controller is used, its bandwidth is high enough to also capture and control negative sequence and harmonic effects.
The reaction of such a control scheme to unbalance and harmonics can be derived by looking at the response to the generalized V p dq trajectories αe j (N w t+φ) shown in Table I . Equation (3) expands to:
I abc can then be found from (4), using the inverse Park transform and further mathematical analysis, as shown (5), at the bottom of this page. This shows that the fundamental component of the current is always balanced. It also shows that the current harmonics contain the 1st, and an infinite sequence of harmonics at (kN−1), at amplitudes decreasing with increasing k. Further analysis of (5) in conjunction with Table I shows that when the voltages contain balanced fundamentals and harmonics (either "positive sequence" or "negative sequence" harmonics), then mod(N ,3) = 0. In this case, the currents of (5) will always be balanced and have the same shape, although their harmonic content may be significant. For unbalanced voltage fundamentals or harmonics, mod(N ,3) = 0 and (5) shows that the harmonic content of the current waveforms will be unbalanced. The clearest example is that unbalanced fundamental voltages will lead to N = −2 and unbalanced 3rd harmonic currents, giving different wave-shapes on the 3 phases. To demonstrate this effect, Fig. 2 shows the theoretical output currents from this controller and the low-bandwidth dual-sequence controller (Section IVC), under the exaggerated scenario of 20% voltage unbalance so that the distortion is easily visible in the time domain. 
These terms can all be added within the control software as feedforward terms, with a dynamic value for ω provided by the PLL. In this way, the PID controllers only need to make adjustments due to hardware component variations from assumed values, perturbations of the system, and because the control system has a finite switching frequency. In this control mode, both simulation and hardware experiments show that the actual currents I p dq can be made to track the reference currents I p * dq much more accurately by the use of the unfiltered positive-sequence voltage feedforward term V p dq in (6), rather than any filtered values. By Table I and (5), the primary response to any voltage harmonic of order N H will primarily be current harmonics of order (N H − 2) and/or (N H + 2), while the primary response to unbalance is unbalanced 3rd harmonics. However, these primary responses will tend to induce further voltage harmonics at the PCC at these new frequencies, and these in turn can cause secondary current harmonics. In a weak grid scenario, this can make the control mode highly undesirable, as will be shown in Section VI.
B. High-Bandwidth Sinusoidal Balanced Currents
This scheme does not attempt to minimize power-flow ripple, although the ripple that results is found to be relatively small, particularly in practice. The scheme aims for perfectly balanced, sinusoidal currents on all three phases. This is achieved by modifying (3) to:
In terms of practical implementation (Fig. 3) , this scheme uses a similar high-bandwidth controller, as described previously. However, both simulation and hardware experiments show that the best performance is achieved by feeding forward only the filtered fundamental positive and negative sequence terms V , can be derived as:
Thus, the active power ripples will be at frequencies equal to the V p dq disturbances from Table I , with amplitudes equal to the magnitudes of the V p dq disturbances times the P * and/or Q * target outputs. So, for example, a 2% fundamental voltage unbalance will lead to a ±2% peak (0.014 pu rms) power ripple at the 2nd harmonic, for P * = 1, Q * = 0.
C. Dual Low-Bandwidth Positive and Negative Sequence Controllers
It is possible to use low-bandwidth (i.e., significantly less than the fundamental frequency) controllers to minimize power-flow ripple in the presence of unbalanced (but zero THD) voltages, if the desired Q * is zero [24] - [26] . Solving the equations of [24] 
In the presence of unbalanced fundamental alone, all the terms of (9) will be steady-state values, and the controllers can have very slow bandwidths, leading to a dual pair of relatively constant E p dq and E n dq drive voltages (Fig. 4) . This is analogous to a synchronous generator that has two controllable contra-rotating rotors, one in the positive-sequence direction and the other in the negative-sequence direction. In this scenario, the desired output currents will be unbalanced (with unbalance magnitude equal to the voltage unbalance), but sinusoidal, containing no harmonics. Due to the low-bandwidth controllers, limitations of (9), and the use of only filtered fundamental sequence information this algorithm is not capable of minimizing power-flow ripple when the voltages have harmonic content. When such harmonics are present, the output currents will contain harmonics, and powerflow ripple will increase, in a similar manner to that of the pure balanced voltage drive mode, described in Section IVD. This analysis extends to the 0th harmonic (i.e., dc), and therefore, the control algorithm also requires some additional low-bandwidth low-gain controllers to ensure that dc currents remain at zero (Fig. 4) . Proposed enhancements to this algorithm [15] , [19] , [26] describe slightly alternative derivations of the I p * dq and I n * dq references, together with higher-bandwidth current controllers. These alternative implementations will produce slightly different results than described in this paper, particularly with respect to their response to harmonics. Of particular interest is [27] that demonstrates the power-quality versus power-ripple properties of five variants of such controllers when exposed to unbalanced fundamental voltages.
Assuming that unbalanced fundamental voltage is the only disturbance initially present, the effect of this control strategy on power quality at the PCC can be determined mathematically. This can be done by examining the additional positive and negative sequence voltage components that arise at the PCC due to the inverter currents flowing through the finite grid impedance. The analysis accounts for the fact that any resulting change in local voltage unbalance, caused by this effect, will cause a further change in current reference calculation, in the manner of a converging geometric series, assuming that the unbalance and grid impedance are small on a per-unit basis. The change in unbalance is approximately:
Equation (10) is interesting, in that it shows that the change in unbalance (power quality) is largely independent of Q * and X G . This is useful, since many networks are predominantly inductive. This feature arises because the currents due to reactive power tend to cause increases or decreases in both negative and positive sequence together, leading to a null change in unbalance. Unbalance should only be increased by importing active power in a network with a resistive component of impedance.
D. Voltage Drive Mode
The inverter can be operated such that the bridge synthesizes a balanced sinusoidal voltage set, using low-bandwidth PI controllers to set a relatively constant value of E p dq , i.e., "rotor advance angle" and "field voltage" that are exactly analogous to the "voltage behind a transient reactance" behavior of a synchronous generator [3] . This is shown in Fig. 5 . It is also possible to create a similar effect by removing all the negative sequence signals from the dual-sequence controller of Fig. 4 . Also, similarly to the low-bandwidth dual-sequence controller, the use of the filtered fundamental-only values means that additional low-bandwidth low-gain controllers are required to control dc (the 0th harmonic) currents.
In this mode, the inverter will tend to passively mitigate both unbalance and harmonics on the voltages at the PCC, at the expense of (potentially large) power-flow ripple. The output currents, in the presence of a V p dq voltage disturbance αe j (N w t+φ) , can be derived as (assuming X L R L ):
This shows that there will be balanced currents determined by P * and Q * , plus further harmonic currents determined by the voltage unbalance and harmonics at the PCC. These are potentially large since X L is usually in the region of 0.05 to 0.2. Similarly to the analysis following (5), the currents produced in the presence of balanced harmonics will also be balanced, but the currents due to unbalanced harmonics (including unbalanced fundamental) with mod(N , 3) = 0 will lead to unbalanced current harmonics, giving different wave-shapes on the three phases. The corresponding power ripple can also be derived:
This shows that the power ripple (like the harmonic currents) can be very large, even with P * = Q * = 0. For example, in the presence of unbalance at 2%, with X L = 0.1, N = −2 and α = 0.02 by Table I , and thus the power ripple amplitude will be of the order of ±0.2 pu (0.14 pu rms) at 100 Hz (for a 50 Hz fundamental).
While this mode passively mitigates unbalance and harmonics, in [28] an extended control mode is described, which actively mitigates voltage harmonics at the PCC to provide even greater improvements in power quality. Such modes might incur even higher power-flow ripple, and risk of overloading the inverter components. 
IV. PRACTICAL LIMITATIONS WITHIN REAL INVERTERS AND REAL SCENARIOS
Aside from the theoretical results of Fig. 2 , all the results generated during this study are generated by considering a 3-wire grid-connected inverter using a standard 6-switch IGBT bridge. This inverter exists both as a simulation, and also as a real inverter with a nominal rating of 10 kVA, embedded within a laboratory power system environment. The bridge is controlled using SV-PWM (Space Vector Pulse Width Modulation), at a 4 kHz switching frequency. This frequency is a compromise between lower switching losses on the one hand, and high-bandwidth controllability and low switching harmonics on the other. Both the simulations and the hardware use the same control code, that is largely created in MATBAB R Simulink. The control application is capable of seamlessly switching between the 4 different grid-connected control modes described in Section IV, and an extra islanded (voltage drive) mode, in real time and under full load. Such seamless modeswitching requires careful software design [29] , for example, pre-loading of integrators within PID control loops.
A. Inverter Design and Simulation Fidelity
A simplified diagram of the inverter is shown in Fig. 6 . The link inductor has been characterized by using the inverter to output full power at both 50 Hz and also at 100 Hz. The measured values are 2.9 mH and 0.51 Ω at 50 Hz (X L = 0.17 pu, R L = 0.096 pu), with resistance rising to 0.59 Ω at 100 Hz. The resistance of the link inductor also includes the resistance of the switching devices. The 50 Hz values are used to calculate the feedforward terms in (6) . Accurately modeling the inductor using ladder networks [30] , [31] presents several simulation difficulties, and also requires characterizing the inductor over the full frequency range from dc to 4 kHz at full power, which is problematic. In the simulations presented here, the effect of the increasing inductor loss versus frequency has been more simply approximated by inclusion of an extra 0.25 Ω in series with actual 10 Ω damping resistors. In practice this provides a good agreement between simulation and practical experience.
The capacitative element of the LC filter is necessary to enable islanded operation and to reduce switching harmonics [32] . The 10 Ω damping resistors are included to reduce oscillations at the LC filter corner frequency of 530 Hz, and to damp resonant modes in the control-network system [33] . The resulting damping for the LC filter is ζ = 0.2. Increasing this damping would be desirable to reduce the risk of oscillatory modes. However, the damping resistors currently dissipate 0.16% of the rated power of the inverter, and increasing the damping would increase this figure.
B. Limitations Due to Switching Frequency
Finite switching frequency poses challenges for all inverter control algorithms and their stability. The switching frequency defines the sample rate (conventionally the same as the switching frequency). The control frame time T is the reciprocal of the sample rate. The frame time needs to be accounted for in the inverter control algorithms and simulation environment [6] , [34] , [35] . In particular, the total time lag between actual measurements and the effective control of bridge voltage is more than one frame. It is made up of: 1) Analogue filter delay (20 kHz low-pass filter). 50 μs.
2) The effective time between the reading of the ADC channels, accounting for deskewing [16] , [36] and the beginning of the computational frame. 37 μs.
3) The computational frame at 4 kHz lasts 250 μs. 4) The computed SV-PWM drive timings are output to the switches. They appear as (on average) voltages that are effectively lagged by The 1.8 frame round-trip delay causes very real constraints for the high-bandwidth power-flow ripple minimization and sinusoidal-current modes. For the high-bandwidth power-flow ripple minimization, the feed-forward term V p dq in (6) suffers directly from the delay, reducing the performance of the control. For both high-bandwidth control modes, the remaining feedforward terms and PID controllers also have to contend with the round-trip delay, reducing the performance. Additional techniques, such as Kalman filtering [34] , might be used to partially compensate the effect of these delays.
Within the simulation environment, all these loop delays are carefully simulated to match the hardware environment.
V. RESULTS FROM SIMULATIONS AND HARDWARE AT 4 KHZ SWITCHING FREQUENCY
In this section, a suite of simulations and hardware experiments are summarized and discussed. The scenarios used are shown in Fig. 7 , with different grid types and grid impedances (jX G + R G pu). In all cases, inverter diagnostics are used to characterize the power quality of the voltage and current waveforms at the PCC, and also to characterize the power-flow ripple, which is determined from the ac currents and voltages at the PCC.
The power-flow ripple results are provided in two formats. The first format is a per-unit rms power ripple, P r rms . In the tables, this is recorded as mpu (milli-per-unit) rms
P r rms shows the magnitude of the power-flow ripples, but provides no indication of the frequency of the ripple, nor the potential magnitude of any resulting dc bus ripple voltage. Therefore, the second format given is the peak-to-peak energy ripple E rP kP k , reported in μpu. This is the peak-to-peak energy, as a per-unit fraction of the inverter power rating times 1 second that flows in and out of the dc bus every cycle, incremental to the average energy flow per cycle. This measure is used in this paper instead of the voltage ripple, since its value is independent of dc bus voltage and dc bus capacitance, and thus provides a fairer basis for comparison between control strategies
where t 1 and t 2 can be set anywhere within the ranges 0 ≤ t 1 ≤ T and 0 ≤ t 2 ≤ T to find the maximum (i.e., true) value of E rP kP k . In practice, within simulation or numerical controller algorithms, E rP kP k is easily found using "peak hold" and "minimum hold" functions that can be reset each cycle. E rP kP k can be directly related to the peak-to-peak dc bus voltage ripple V dcP kP k , for a given inverter rating, nominal dc bus voltage, and dc bus capacitance, by evaluating the energy exchange with the dc bus capacitance: where V 1 and V 2 describe maximum and minimum dc bus voltage offsets from the nominal value V dc , defining the peak-topeak voltage ripple as (
Notably, for a given value of rms power ripple P r rms , a lower value of energy ripple E rP kP k will result if the power ripple is primarily due to higher-order harmonics rather than the 2nd harmonic power ripple that arises due to voltage unbalance, because of the smaller time period of the harmonic power-flow ripples.
A. Simulation: 0.05 pu Inductive Grid Impedance
Tables II to V show the results of simulations using all four control modes, using a grid impedance of (0.05j + 0.01) pu (Fig. 7) . Table II shows the results using a clean infinite bus,  while Tables III and IV show the results using 2% unbalance at the infinite bus, and Table V shows the results using 2% unbalance and 5% balanced 5 th harmonic. Tables III-V also include data in square brackets [ ]. These are predictions for: 1) THD of currents using high-bandwidth dc bus ripple minimization mode, by (5), ignoring effects due to secondary harmonics and finite controller bandwidth. 2) rms power ripple using high-bandwidth sinusoidal balanced current mode, by (8) , ignoring effects due to finite controller bandwidth. 3) Voltage unbalance at the PCC, using low-bandwidth dualsequence controllers, by (10). 4) THD of currents using low-bandwidth dual-sequence controllers and voltage-drive mode, and also for current unbalance in voltage-drive mode, by (11). 5) THD of voltages at the PCC using voltage-drive mode and low-bandwidth dual-sequence controllers, by considering attenuation through a divider formed by the inductor and grid impedances, and accounting for increased inductive reactance at higher harmonics. Voltage unbalance at the PCC can also be predicted for voltage-drive mode in this way. 6) rms power ripple using voltage-drive mode, by (12) . 7) Additional predictions for zero or unchanged responses based upon ideal controller responses. In the simulations, although all loop delays are carefully simulated as previously described, there are other effects that are not simulated. These include component tolerances, variable core losses, measurement noise, and EMC (electromagnetic coupling) issues. For the 3 control modes other than the high-bandwidth power-flow ripple minimization, a single set of control gains (for each mode) is found that works well in all scenarios, for both "stiff" and "weak" grids, in simulation and hardware (Table XIV) . However, for the high-bandwidth power-flow ripple minimization mode, two different sets of control gains are presented. The results labeled "HH" use high gains (the same as used for sinusoidal current generation), and provide the best performance in "stiff" grid scenarios. The results labeled "HL" use proportional gains that are halved from the "HH" sets. These are found to be necessary for stability in weaker grid scenarios. Table II shows that all control modes function as expected during good power quality. Table III shows that during voltage unbalance, the dualsequence controller, "HH," and "HL" successfully minimize power-flow ripple, as they should. Voltage drive provides mitigation of voltage unbalance from 2% to 1.6%, by sourcing currents that are 10% unbalanced, close to the predictions. Table IV (with additional reactive power export), shows that the dual-sequence controller no longer totally minimizes powerflow ripple, as described in Section IVC, but that the "HL" controller does. The "HL" controller in this case provides better performance than its higher-gain "HH" equivalent. It is found by experimentation that a grid impedance of approximately 0.05 pu is about the breakpoint at which the "HH" and "HL" controllers offer roughly equal performance. For lower grid impedances, the "HH" controller is better. For higher grid impedances, the "HL" controller is better. This is further discussed below.
Tables III and IV also verify (within the attainable accuracy of the simulation results that is finite and varies with the choice of Simulink solver configuration) the unbalance predictions of (10) for the dual-sequence controller. Table V shows the results when both unbalance and THD is applied to the infinite bus voltages. In this case, the dualsequence controller is not able to reduce the power-flow ripple as effectively due to the presence of harmonics that are not captured by the control loops that only operate on the fundamentals, with low bandwidth. The high-bandwidth power-flow ripple minimization mode functions much better at limiting rms power ripple to 18 mpu. This is achieved by sourcing balanced currents with significant THD. The predicted level of current THD from (5) is only 5.4% (2% 3rd harmonic and 5% 7th harmonic), but the simulation shows current THD at double this value. This is due in part to the finite controller bandwidth, which means that the control loops struggle to respond to a 5th harmonic voltage by sourcing 7th harmonic currents at approximately 350 Hz that is comparable to both the control bandwidth and the LC filter resonant frequency. In addition, the sourced 3rd and 7th harmonics excite further voltage harmonics at the PCC, as previously described. These, in turn, produce secondary current harmonics at other frequencies. Some of these frequencies can excite the LC filter, even though it is damped. All these factors together lead to a higher actual level of current and voltage THD than predicted by a simple analysis of (5). It is interesting that the high-bandwidth sinusoidal current mode is able to provide the same (or better) power-flow ripple minimization, using significantly lower current distortion, and also providing better power quality at the PCC. The voltage drive mode provides the best power quality in all of Tables II-V, at the expense of significant power-flow ripple. The behavior for this mode is generally as predicted, although the measured rms power-flow ripple is lower than predicted. This is mainly due to the assumption in (12) that X L R L . In the scenario presented, this assumption is only marginally true (Fig. 6) , leading to the observed discrepancy. In a real inverter, more care would be paid to reducing R L to minimize losses, making (12) more accurate.
B. Hardware Experiments: Stiff Grid
For the stiff grid experiments, the hardware inverter was coupled to a 3-phase wall supply, via its delta-star transformer (Fig. 7) . The resulting grid impedance is approximately 0.03j pu. In this case, it is difficult to deliberately modify the PCC power quality using a 10 kVA inverter or convenient loads. Therefore, only results with low unbalance and voltage THD are presented in tables VI and VII. In these scenarios, the highgain "HH" mode is better performing than the lower-gain "HL" mode, because the grid impedance is low, and therefore, the effect of secondary harmonics is also small. This also means that there is a relatively low risk of the LC filter resonating. Even so, the dual-sequence controller performs as-well or better on all measures. It gives a low power ripple since the existing voltage THD is low, and it has little tendency to increase PCC voltage harmonics, since only fundamental voltage sources are synthesized. The PCC voltage unbalance is almost unchanged, as predicted by (10) when R G is small. The sinusoidal balanced current mode performs almost as well at power-flow ripple minimization, actually performing better in terms of energy ripple (and therefore, resulting dc bus voltage ripple by (15)) than any other mode.
In these experiments, the voltage drive mode actually causes the measurement of voltage unbalance at the PCC to increase relative to the other control modes, when one would expect it to give the lowest unbalance. This can be explained by the combination of: 1) Component value imbalances between the three phases (IGBTs, inductors, capacitors, damping resistors, etc.), and 2) Calibration accuracy and linearity of the instrumentation. In this case, both the uncertainty of the unbalance measurement, and the natural unbalance voltage output by the inverter in voltage drive mode, are of the order of 0.5-1% and 0.5-1
• . Commercial inverters could easily have similar performance, unless accurate (periodic) calibration and self-calibration procedures are implemented. These might be expensive, and might be difficult to maintain across changes in environmental conditions, such as temperature.
C. Hardware Experiments: 100 kVA Microgrid
Tables VIII and IX show a subset of the results taken using a higher impedance network. In this case, an 87.5 kVA synchronous generator was used to simulate a 100 kVA microgrid scenario, in which the 10 kVA inverter is embedded. The grid impedance is approximately 0.05j pu, as in the simulated studies. Table VIII shows results where ∼0.6% voltage unbalance has been induced, by using 2 domestic kettles loaded onto phase A only (Fig. 7) . Table IX shows results where both voltage unbalance and harmonics have been induced by using three domestic microwave ovens, loaded onto phase A only. The harmonics are spread at a variety of frequencies (approx 0.2% 2nd, 1.4% 3rd, 1.2% 5th, 0.5% 7th, 0.2% 9th, 0.3% 11th, 0.3% 13th).
In both cases, the dual-sequence controller provides the lowest rms power ripple, but the sinusoidal current mode provides (15) . The high-bandwidth power-flow ripple minimization control mode appears to be of little value, providing both poor minimization of power-flow ripple and poor power quality. This is because the increased grid impedance leads to higher proportions of secondary harmonics at a scattering of frequencies at the PCC, as described previously. The higher harmonics cannot be as accurately controlled due to the finite controller bandwidth, and can also excite the LC filter resonance. The voltage drive mode should provide mitigation of voltage unbalance, but in this case it does not, since the pre-existing unbalance is quite low (0.6%) and of the same order as the natural output of the inverter in voltage drive mode, due to the tolerance and calibration issues discussed previously. Both the voltage drive mode and dual-sequence controller mode should provide passive mitigation of voltage harmonics, since they synthesize only fundamental voltage sources, but in these scenarios it is difficult to observe due to the relatively low levels of preexisting voltage THD.
D. Hardware Experiments: Weak Grid
Finally, Tables X-XIII show a suite of experiments using a very weak grid. Such a scenario might arise where an inverter is installed via a transformer of marginally 1 pu rating, and/or at the end of a long overhead MV transmission line. Equally, the situation might arise where many small inverters with similar control algorithms are connected together so their output is aggregated. These tables show no-load, unbalanced, and unbalanced-plus-harmonic scenarios. As before, kettles and microwave ovens are used to induce the unbalance and harmonics.
First, Table X demonstrates that the high-gain "HH" algorithm is entirely unsuitable in these weak grids. This is due to very large proportions of secondary harmonics at many frequencies at the PCC (Fig. 8) , that cannot be accurately controlled by the finite controller bandwidth, and also excite the LC filter resonance that further complicates the situation. The "HH" mode is, therefore, not presented further in Tables XI to Table XIII.  Tables XI to Table XIII show that in terms of power-flow ripple minimization, even the lower-gain "HL" mode is not as effective at minimizing power-flow ripple in weak grids, as the dual-sequence controller or sinusoidal balanced current mode (Fig. 9) . This is true even with significant reactive power export targets and in the presence of voltage harmonics, when both these latter modes are, in theory, less effective. There is little to choose between the dual-sequence controller or sinusoidal balanced current modes, except that the dual-sequence controller mode tends to passively mitigate voltage harmonics, whereas the sinusoidal balanced current mode should, in theory, have no effect on power quality since it exports only balanced sinusoidal currents, but in practice can have a small (in this case beneficial) effect due to the finite switching frequency and control bandwidth.
To explain the effects of the control strategies on ac power quality, it is possible to consider the impedances that the infinite bus and inverter present to the power network in Fig. 7 for the weak grid scenario. The infinite bus presents a zero impedance to unbalance and harmonics, but it is separated from the dirty loads (which sink or source unbalanced and/or harmonic currents) by the grid impedance. Without the presence of the inverter, the resulting unbalanced and harmonic voltages at the PCC could be estimated by a V = ZI approach, accounting for the grid impedance at each harmonic frequency. The inverter in voltage drive mode that synthesizes a balanced sinusoidal voltage source, also presents a zero impedance to ground for both unbalanced and harmonic currents (aside from the errors due to calibration and linearity previously discussed). Therefore, in voltage-drive mode, the effective impedance to ground for the unbalanced and harmonic currents, from the PCC, is the grid impedance in parallel with the inverter inductor impedance. Thus, in Tables XI to XIII, it is clear that the voltage drive mode is successful in significantly reducing voltage both unbalance and THD at the PCC from ∼4% to ∼2.3% and from 6% to 3.8% respectively. A reduction in either inductor impedance or grid impedance will further improve the power quality in this scenario.
An inverter using the dual-sequence controller also presents a zero impedance to harmonics, and therefore the resulting voltage THD is the same as for the voltage-drive mode. However, it does not present a zero impedance to unbalance, and instead has a much smaller effect on unbalance than the voltage-drive mode by (10) , since even in the weak-grid scenario the grid resistance R G is only 0.02 pu and the net predicted change in unbalance is ≈−4% * −2 * 0.02 * 0.8≈−0.13%, that is small enough to be difficult to observe accurately.
The ac power-quality improvements achieved by the voltagedrive mode in these scenarios are obtained at the expense of significant current unbalance (Fig. 10) and THD, and also with significant power-flow ripple. A comparison between powerflow ripple for the four control modes in this weak-grid scenario is shown in Fig. 9 . This clearly shows the voltage-drive mode having the largest power-flow ripple, while the sinusoidal current mode and the dual-sequence controllers have the lowest power-flow ripples.
VI. CONCLUSION
In this paper, four different inverter control modes were summarized. These have been analyzed to examine their effects both on ac power quality and power-flow ripple at the dc bus, for various scenarios of voltage power quality.
When connected to stiff ac grids with impedance less than or equal to about 0.03 pu, the high-bandwidth power-flow ripple minimization mode can provide effective minimization of power and energy ripple, if the switching frequency is high enough. However, within weaker grid scenarios, or with limited switching frequency, this control mode becomes unusable. In all scenarios, this control mode will tend to degrade power quality due to its injection of current harmonics at harmonic orders that are shown to occur at two above and/or two below the harmonic orders of any voltage disturbance.
The use of a low-bandwidth dual-sequence controller provides, in practice, for all scenarios other than the stiffest grids and highest switching frequencies, a better performance in all respects than the high-bandwidth power-flow ripple minimization mode. It is shown by theory and practice that this mode has little beneficial or detrimental effect on voltage unbalance at the PCC unless the grid impedance contains a significant resistive component. When this is the case, exporting real power to the grid results in slightly improved voltage unbalance, and vice versa. It is also shown that this mode tends to reduce voltage harmonics at the PCC. In this mode, the levels of unbalance and THD in the injected currents will increase from zero, as the voltage unbalance and THD at the PCC increase. The controller performance is not reliant on high switching frequencies. It might be possible to extend the mathematics of this controller to minimize power-flow ripple due to the presence of individual targeted voltage harmonics. For example, the 5th harmonic may also be considered by measuring the positive and negativesequence, 5th voltage harmonic and additionally sourcing 5th harmonic currents. This might, however, be reliant on the inversion of 8 × 8 (or larger) matrices in real time and would require two additional control loops. Further extension of the algorithm to deal with finite values of Q * would require the injection of additional current harmonics.
A high-bandwidth controller that aims to produce balanced sinusoidal currents, is shown to provide similar power and energy ripple performance to the low-bandwidth dual-sequence controller, and in some practical cases the energy ripple is actually lower than that provided by the dual-sequence controller. The fidelity of the balanced sinusoidal currents is limited by the switching frequency.
A low-bandwidth balanced sinusoidal voltage drive mode, that emulates a synchronous generator, should provide the best voltage power quality at the PCC. This is shown to be true both in simulation and practice, especially within weaker grid scenarios with existing voltage THD and unbalance. This is achieved by allowing significant levels of current unbalance and THD, and also by allowing significant power and energy ripple on the dc bus. One notable exception to this behavior is that the inverter will have a natural level of voltage unbalance which it produces due to component tolerances and calibration accuracy. Achieving and maintaining high accuracy over the lifetime of the inverter, including temperature and environmental effects, is a challenge. Therefore, there is the risk that the voltage drive mode may increase the level of voltage unbalance at the PCC, if it is lower than the calibrated accuracy of the inverter itself.
At present, an inverter using any of the four control modes studied could be able to pass the tests of IEEE 1547, which specifies that the grid impedance during testing is at most 0.05j pu, and that the tests are done in an environment that can be as close to 0% voltage unbalance and 0% voltage THD as possible. However, the same inverter using the high-bandwidth power-flow ripple minimization mode could fail if the test conditions were instead set to 3% unbalance and 2.5% THD that IEEE 1547 also allows. Thus, the test conditions of IEEE 1547, as they stand, provide somewhat random provision of "pass" or "fail," based upon the quality of the test facility power system that is only loosely specified. It does little to predict what the actual impact on power quality at the PCC will be.
An inverter using any of the four control modes could also be granted certification under G5/4 stage 1, if they were tested in environments of low voltage THD and unbalance, and low grid impedance. However, under stage 2 and stage 3 analyses, if the devices were tested in environments of imperfect power quality or in-situ, other results could be obtained. The high-bandwidth power-flow ripple minimization mode might be failed. The dualsequence and voltage drive modes might be recognized for their harmonic mitigation tendencies. The voltage drive mode might similarly also be recognized for its mitigation of unbalance. The dual-sequence mode might fail on unbalance in weak grids with resistive impedance components, if the pre-existing voltage unbalance was close to 2%, and the inverter was required to import active power during its operational cycle.
Any future standards governing the testing or certification of inverter hardware and controls for microgrids must take into account the potential effects of grid impedance and voltage power quality on the inverter response, and the interactions with the PCC (as G5/4 attempts to do). The testing should include scenarios of imperfect power quality, and appropriate grid impedance. The inverter must be tested in all its potential modes of control, especially if it is capable of switching between different modes in real-time based upon automatic or manual decisions. Knowledge of the control mode(s) might influence the tests and test conditions applied.
Finally, although the detailed studies in this paper focus on a single inverter connected to a grid (or microgrid) with a range of grid impedances, it must be remembered that many much smaller inverters with similar control algorithms may respond together in an aggregated fashion. Thus, although a grid may appear stiff to a single inverter, the grid may actually be considered weak when the aggregated set of inverters is considered. This is especially relevant in microgrid applications where many inverters or drives may be connected.
